Introduction
InGaZnO (IGZO) transparent amorphous oxide semiconductors have been studied for use as a channel layer in thin-film transistors (TFTs) and employed in such applications as active-matrix liquid crystal display and organic light emitting diode displays [1] . This is because that the IGZO shows better device performance than conventional hydrogenated amorphous Si TFT, with field effect mobility (µ FE ) below ~1 cm 2 /V·s. Recently, solution processed techniques such as spin coating and ink-jet printing has also been employed for the fabrication of a-IGZO based TFTs [2] . Major advantages of using the solution process include low production cost and high throughput with a simple process despite their poor electrical characteristics.
In this study, a novel TFTs structure, which has a metal-point-contact transistors (Ѱ -MOSFET) structure without source/drain metal electrode, was proposed and investigated the effects of two-types of annealing method with solution-processed IGZO thin-film 2. Experimental details P-type Si (100) wafers used as starting substrates and bottom-gate. Then, Si 3 N 4 / SiO 2 (100 / 20 nm) staked gate dielectrics were deposited by using an RF magnetron sputtering system. A Si 3 N 4 gate dielectric using buffer layer SiO 2 improve the channel / gate dielectrics interface and electrical instability [3] . The precursor solution of IGZO was prepared by dissolving 0.2 mol each of indium nitrate hydrate, gallium nitrate hydrate, and zinc acetate dehydrate in 20 mL of 2-methoxyethanol and then by mixing them with 0.1 mol monoethanolamine as a stabilizer. After removing solvents using oven in the 180 o C for 10 min, the IGZO films were annealed under following conditions: a rapid thermal annealing (RTA) process and a conventional thermal annealing (CTA) process were carried out in the range from 200 to 600 o C in N 2 ambient for 30 sec and in the range from 300 to 500 o C in N 2 ambient for 30 min, respectively. The ramp-up rate and cool-down rate of RTA were kept to +30 and -20 o C/s, respectively. The IGZO channel length and width are 80 and 20 um, respectively.
Results and Discussions
A schematic diagram of the conventional IGZO-TFT and the novel IGZO Ѱ-MOSFET structures are shown in Fig. 1 . Two tungsten probes were directly contacted on the IGZO channel layer in order to operate as a source and drain. The silicon substrate was contacted with the metal probe as the gate electrode. Figure 2 shows the X-ray diffraction (XRD) and the scanning electron microscope (SEM) image of the IGZO thin film. Figure 2(a) shows the XRD patterns with regard to two-types of annealing method and various annealing temperature. Except for (100) Si peak at 56 o , the sharp crystalline peaks were not found in any annealing process conditions, confirming the amorphous or nano-crystalline phase of the IGZO thin film. Figure 2(b) shows a surface morphology of the IGZO thin film with RTA, CTA, and post RTA (PRA) process. In the case of the RTA process, the IGZO film had a porous structure in which the grain size was approximately 10 nm. Figure 3 shows the transfer characteristics (I D -V G curve) of the IGZO Ѱ-MOSFET with the RTA and CTA process. Both RTA and CTA process devices not showed the transistor switching characteristics under 400 o C due to imperfection chemical reaction of the IGZO film [4, 5] . Compared to 500 o C CTA device, the 600 o C RTA device exhibited larger off-current, higher subthreshold swing (SS) value, negative turn-on voltage (V ON ) and larger drain current. Although the RTA process has a number of advantages such as short cycle time and low thermal budget, it also generate to mechanical stress between the IGZO channel and gate dielectrics due to fast ramp-up and cool-down speed. For this mechanical stress effect, the IGZO film suffered tensile stress from gate dielectrics owing to dissimilar coefficients of thermal expansion between the Si and the gate dielectric. Therefore, higher oxygen vacancy concentration can be expected due to lower vacancy formation energy for materials under tensile stress, and this corresponds to a more negative V ON , and larger off-current [6] . Figure 4 shows the output characteristics (I D -V D curve) of the IGZO Ѱ-MOSFET with the 600 o C RTA and 500 o C CTA process. Both devices present that the drain current increases linearly at low drain voltage and exhibits clear pinch-off and saturation of drive current at higher drain voltage. Figure 5 shows the I D -V G curves of the IGZO Ѱ-MOSFET with post annealing effects. The 500 o C PRA process devices improved interface trap state (N it ) and decreased off-current because post CTA process alleviated mechanical film stress of the IGZO channel and gate dielectrics. Also, as shown SEM image of Fig. 2(e) , the primary causes of device performance deterioration are not surface roughness of the IGZO film but thermal stress between the IGZO and gate dielectrics. The 500 o C PRA process device especially showed the excellent electrical characteristics : SS value of 169.9 mV/dec, µ FE value of 0.78 cm 2 /V·s, N it value of 5.60 x 10 11 cm -2 , and on/off current ratio of 5.34 x 10 6 .
Conclusions
In summary, we investigated the electrical characteristics in the IGZO Ѱ-MOSFET with two-types of annealing method. In the case of RTA process devices, the IGZO channel suffered tensile stress from gate dielectrics due to fast temperature change which cause thermal stress between Si and gate dielectrics. CTA process subsequent to RTA process devices exhibited improved performance in terms of lower SS value, higher µ FE , and lower off-current because post CTA process alleviated mechanical stress of the IGZO and gate dielectric films. 
